v8
V8 is Google’s open source high-performance JavaScript and WebAssembly engine, written in C++.
Loading...
Searching...
No Matches
instruction-codes-mips64.h
Go to the documentation of this file.
1
// Copyright 2014 the V8 project authors. All rights reserved.
2
// Use of this source code is governed by a BSD-style license that can be
3
// found in the LICENSE file.
4
5
#ifndef V8_COMPILER_BACKEND_MIPS64_INSTRUCTION_CODES_MIPS64_H_
6
#define V8_COMPILER_BACKEND_MIPS64_INSTRUCTION_CODES_MIPS64_H_
7
8
namespace
v8
{
9
namespace
internal
{
10
namespace
compiler {
11
12
// MIPS64-specific opcodes that specify which assembly sequence to emit.
13
// Most opcodes specify a single instruction.
14
15
#define TARGET_ARCH_OPCODE_LIST(V) \
16
V(Mips64Add) \
17
V(Mips64Dadd) \
18
V(Mips64DaddOvf) \
19
V(Mips64Sub) \
20
V(Mips64Dsub) \
21
V(Mips64DsubOvf) \
22
V(Mips64Mul) \
23
V(Mips64MulOvf) \
24
V(Mips64DMulOvf) \
25
V(Mips64MulHigh) \
26
V(Mips64DMulHigh) \
27
V(Mips64MulHighU) \
28
V(Mips64DMulHighU) \
29
V(Mips64Dmul) \
30
V(Mips64Div) \
31
V(Mips64Ddiv) \
32
V(Mips64DivU) \
33
V(Mips64DdivU) \
34
V(Mips64Mod) \
35
V(Mips64Dmod) \
36
V(Mips64ModU) \
37
V(Mips64DmodU) \
38
V(Mips64And) \
39
V(Mips64And32) \
40
V(Mips64Or) \
41
V(Mips64Or32) \
42
V(Mips64Nor) \
43
V(Mips64Nor32) \
44
V(Mips64Xor) \
45
V(Mips64Xor32) \
46
V(Mips64Clz) \
47
V(Mips64Lsa) \
48
V(Mips64Dlsa) \
49
V(Mips64Shl) \
50
V(Mips64Shr) \
51
V(Mips64Sar) \
52
V(Mips64Ext) \
53
V(Mips64Ins) \
54
V(Mips64Dext) \
55
V(Mips64Dins) \
56
V(Mips64Dclz) \
57
V(Mips64Ctz) \
58
V(Mips64Dctz) \
59
V(Mips64Popcnt) \
60
V(Mips64Dpopcnt) \
61
V(Mips64Dshl) \
62
V(Mips64Dshr) \
63
V(Mips64Dsar) \
64
V(Mips64Ror) \
65
V(Mips64Dror) \
66
V(Mips64Mov) \
67
V(Mips64Tst) \
68
V(Mips64Cmp) \
69
V(Mips64CmpS) \
70
V(Mips64AddS) \
71
V(Mips64SubS) \
72
V(Mips64MulS) \
73
V(Mips64DivS) \
74
V(Mips64AbsS) \
75
V(Mips64NegS) \
76
V(Mips64SqrtS) \
77
V(Mips64MaxS) \
78
V(Mips64MinS) \
79
V(Mips64CmpD) \
80
V(Mips64AddD) \
81
V(Mips64SubD) \
82
V(Mips64MulD) \
83
V(Mips64DivD) \
84
V(Mips64ModD) \
85
V(Mips64AbsD) \
86
V(Mips64NegD) \
87
V(Mips64SqrtD) \
88
V(Mips64MaxD) \
89
V(Mips64MinD) \
90
V(Mips64Float64RoundDown) \
91
V(Mips64Float64RoundTruncate) \
92
V(Mips64Float64RoundUp) \
93
V(Mips64Float64RoundTiesEven) \
94
V(Mips64Float32RoundDown) \
95
V(Mips64Float32RoundTruncate) \
96
V(Mips64Float32RoundUp) \
97
V(Mips64Float32RoundTiesEven) \
98
V(Mips64CvtSD) \
99
V(Mips64CvtDS) \
100
V(Mips64TruncWD) \
101
V(Mips64RoundWD) \
102
V(Mips64FloorWD) \
103
V(Mips64CeilWD) \
104
V(Mips64TruncWS) \
105
V(Mips64RoundWS) \
106
V(Mips64FloorWS) \
107
V(Mips64CeilWS) \
108
V(Mips64TruncLS) \
109
V(Mips64TruncLD) \
110
V(Mips64TruncUwD) \
111
V(Mips64TruncUwS) \
112
V(Mips64TruncUlS) \
113
V(Mips64TruncUlD) \
114
V(Mips64CvtDW) \
115
V(Mips64CvtSL) \
116
V(Mips64CvtSW) \
117
V(Mips64CvtSUw) \
118
V(Mips64CvtSUl) \
119
V(Mips64CvtDL) \
120
V(Mips64CvtDUw) \
121
V(Mips64CvtDUl) \
122
V(Mips64Lb) \
123
V(Mips64Lbu) \
124
V(Mips64Sb) \
125
V(Mips64Lh) \
126
V(Mips64Ulh) \
127
V(Mips64Lhu) \
128
V(Mips64Ulhu) \
129
V(Mips64Sh) \
130
V(Mips64Ush) \
131
V(Mips64Ld) \
132
V(Mips64Uld) \
133
V(Mips64Lw) \
134
V(Mips64Ulw) \
135
V(Mips64Lwu) \
136
V(Mips64Ulwu) \
137
V(Mips64Sw) \
138
V(Mips64Usw) \
139
V(Mips64Sd) \
140
V(Mips64Usd) \
141
V(Mips64Lwc1) \
142
V(Mips64Ulwc1) \
143
V(Mips64Swc1) \
144
V(Mips64Uswc1) \
145
V(Mips64Ldc1) \
146
V(Mips64Uldc1) \
147
V(Mips64Sdc1) \
148
V(Mips64Usdc1) \
149
V(Mips64BitcastDL) \
150
V(Mips64BitcastLD) \
151
V(Mips64Float64ExtractLowWord32) \
152
V(Mips64Float64ExtractHighWord32) \
153
V(Mips64Float64FromWord32Pair) \
154
V(Mips64Float64InsertLowWord32) \
155
V(Mips64Float64InsertHighWord32) \
156
V(Mips64Float32Max) \
157
V(Mips64Float64Max) \
158
V(Mips64Float32Min) \
159
V(Mips64Float64Min) \
160
V(Mips64Float64SilenceNaN) \
161
V(Mips64Push) \
162
V(Mips64Peek) \
163
V(Mips64StoreToStackSlot) \
164
V(Mips64ByteSwap64) \
165
V(Mips64ByteSwap32) \
166
V(Mips64StackClaim) \
167
V(Mips64Seb) \
168
V(Mips64Seh) \
169
V(Mips64Sync) \
170
V(Mips64AssertEqual) \
171
V(Mips64S128Const) \
172
V(Mips64S128Zero) \
173
V(Mips64S128AllOnes) \
174
V(Mips64I32x4Splat) \
175
V(Mips64I32x4ExtractLane) \
176
V(Mips64I32x4ReplaceLane) \
177
V(Mips64I32x4Add) \
178
V(Mips64I32x4Sub) \
179
V(Mips64F64x2Abs) \
180
V(Mips64F64x2Neg) \
181
V(Mips64F32x4Splat) \
182
V(Mips64F32x4ExtractLane) \
183
V(Mips64F32x4ReplaceLane) \
184
V(Mips64F32x4SConvertI32x4) \
185
V(Mips64F32x4UConvertI32x4) \
186
V(Mips64I32x4Mul) \
187
V(Mips64I32x4MaxS) \
188
V(Mips64I32x4MinS) \
189
V(Mips64I32x4Eq) \
190
V(Mips64I32x4Ne) \
191
V(Mips64I32x4Shl) \
192
V(Mips64I32x4ShrS) \
193
V(Mips64I32x4ShrU) \
194
V(Mips64I32x4MaxU) \
195
V(Mips64I32x4MinU) \
196
V(Mips64F64x2Sqrt) \
197
V(Mips64F64x2Add) \
198
V(Mips64F64x2Sub) \
199
V(Mips64F64x2Mul) \
200
V(Mips64F64x2Div) \
201
V(Mips64F64x2Min) \
202
V(Mips64F64x2Max) \
203
V(Mips64F64x2Eq) \
204
V(Mips64F64x2Ne) \
205
V(Mips64F64x2Lt) \
206
V(Mips64F64x2Le) \
207
V(Mips64F64x2Splat) \
208
V(Mips64F64x2ExtractLane) \
209
V(Mips64F64x2ReplaceLane) \
210
V(Mips64F64x2Pmin) \
211
V(Mips64F64x2Pmax) \
212
V(Mips64F64x2Ceil) \
213
V(Mips64F64x2Floor) \
214
V(Mips64F64x2Trunc) \
215
V(Mips64F64x2NearestInt) \
216
V(Mips64F64x2ConvertLowI32x4S) \
217
V(Mips64F64x2ConvertLowI32x4U) \
218
V(Mips64F64x2PromoteLowF32x4) \
219
V(Mips64I64x2Splat) \
220
V(Mips64I64x2ExtractLane) \
221
V(Mips64I64x2ReplaceLane) \
222
V(Mips64I64x2Add) \
223
V(Mips64I64x2Sub) \
224
V(Mips64I64x2Mul) \
225
V(Mips64I64x2Neg) \
226
V(Mips64I64x2Shl) \
227
V(Mips64I64x2ShrS) \
228
V(Mips64I64x2ShrU) \
229
V(Mips64I64x2BitMask) \
230
V(Mips64I64x2Eq) \
231
V(Mips64I64x2Ne) \
232
V(Mips64I64x2GtS) \
233
V(Mips64I64x2GeS) \
234
V(Mips64I64x2Abs) \
235
V(Mips64I64x2SConvertI32x4Low) \
236
V(Mips64I64x2SConvertI32x4High) \
237
V(Mips64I64x2UConvertI32x4Low) \
238
V(Mips64I64x2UConvertI32x4High) \
239
V(Mips64ExtMulLow) \
240
V(Mips64ExtMulHigh) \
241
V(Mips64ExtAddPairwise) \
242
V(Mips64F32x4Abs) \
243
V(Mips64F32x4Neg) \
244
V(Mips64F32x4Sqrt) \
245
V(Mips64F32x4Add) \
246
V(Mips64F32x4Sub) \
247
V(Mips64F32x4Mul) \
248
V(Mips64F32x4Div) \
249
V(Mips64F32x4Max) \
250
V(Mips64F32x4Min) \
251
V(Mips64F32x4Eq) \
252
V(Mips64F32x4Ne) \
253
V(Mips64F32x4Lt) \
254
V(Mips64F32x4Le) \
255
V(Mips64F32x4Pmin) \
256
V(Mips64F32x4Pmax) \
257
V(Mips64F32x4Ceil) \
258
V(Mips64F32x4Floor) \
259
V(Mips64F32x4Trunc) \
260
V(Mips64F32x4NearestInt) \
261
V(Mips64F32x4DemoteF64x2Zero) \
262
V(Mips64I32x4SConvertF32x4) \
263
V(Mips64I32x4UConvertF32x4) \
264
V(Mips64I32x4Neg) \
265
V(Mips64I32x4GtS) \
266
V(Mips64I32x4GeS) \
267
V(Mips64I32x4GtU) \
268
V(Mips64I32x4GeU) \
269
V(Mips64I32x4Abs) \
270
V(Mips64I32x4BitMask) \
271
V(Mips64I32x4DotI16x8S) \
272
V(Mips64I32x4TruncSatF64x2SZero) \
273
V(Mips64I32x4TruncSatF64x2UZero) \
274
V(Mips64I16x8Splat) \
275
V(Mips64I16x8ExtractLaneU) \
276
V(Mips64I16x8ExtractLaneS) \
277
V(Mips64I16x8ReplaceLane) \
278
V(Mips64I16x8Neg) \
279
V(Mips64I16x8Shl) \
280
V(Mips64I16x8ShrS) \
281
V(Mips64I16x8ShrU) \
282
V(Mips64I16x8Add) \
283
V(Mips64I16x8AddSatS) \
284
V(Mips64I16x8Sub) \
285
V(Mips64I16x8SubSatS) \
286
V(Mips64I16x8Mul) \
287
V(Mips64I16x8MaxS) \
288
V(Mips64I16x8MinS) \
289
V(Mips64I16x8Eq) \
290
V(Mips64I16x8Ne) \
291
V(Mips64I16x8GtS) \
292
V(Mips64I16x8GeS) \
293
V(Mips64I16x8AddSatU) \
294
V(Mips64I16x8SubSatU) \
295
V(Mips64I16x8MaxU) \
296
V(Mips64I16x8MinU) \
297
V(Mips64I16x8GtU) \
298
V(Mips64I16x8GeU) \
299
V(Mips64I16x8RoundingAverageU) \
300
V(Mips64I16x8Abs) \
301
V(Mips64I16x8BitMask) \
302
V(Mips64I16x8Q15MulRSatS) \
303
V(Mips64I8x16Splat) \
304
V(Mips64I8x16ExtractLaneU) \
305
V(Mips64I8x16ExtractLaneS) \
306
V(Mips64I8x16ReplaceLane) \
307
V(Mips64I8x16Neg) \
308
V(Mips64I8x16Shl) \
309
V(Mips64I8x16ShrS) \
310
V(Mips64I8x16Add) \
311
V(Mips64I8x16AddSatS) \
312
V(Mips64I8x16Sub) \
313
V(Mips64I8x16SubSatS) \
314
V(Mips64I8x16MaxS) \
315
V(Mips64I8x16MinS) \
316
V(Mips64I8x16Eq) \
317
V(Mips64I8x16Ne) \
318
V(Mips64I8x16GtS) \
319
V(Mips64I8x16GeS) \
320
V(Mips64I8x16ShrU) \
321
V(Mips64I8x16AddSatU) \
322
V(Mips64I8x16SubSatU) \
323
V(Mips64I8x16MaxU) \
324
V(Mips64I8x16MinU) \
325
V(Mips64I8x16GtU) \
326
V(Mips64I8x16GeU) \
327
V(Mips64I8x16RoundingAverageU) \
328
V(Mips64I8x16Abs) \
329
V(Mips64I8x16Popcnt) \
330
V(Mips64I8x16BitMask) \
331
V(Mips64S128And) \
332
V(Mips64S128Or) \
333
V(Mips64S128Xor) \
334
V(Mips64S128Not) \
335
V(Mips64S128Select) \
336
V(Mips64S128AndNot) \
337
V(Mips64I64x2AllTrue) \
338
V(Mips64I32x4AllTrue) \
339
V(Mips64I16x8AllTrue) \
340
V(Mips64I8x16AllTrue) \
341
V(Mips64V128AnyTrue) \
342
V(Mips64S32x4InterleaveRight) \
343
V(Mips64S32x4InterleaveLeft) \
344
V(Mips64S32x4PackEven) \
345
V(Mips64S32x4PackOdd) \
346
V(Mips64S32x4InterleaveEven) \
347
V(Mips64S32x4InterleaveOdd) \
348
V(Mips64S32x4Shuffle) \
349
V(Mips64S16x8InterleaveRight) \
350
V(Mips64S16x8InterleaveLeft) \
351
V(Mips64S16x8PackEven) \
352
V(Mips64S16x8PackOdd) \
353
V(Mips64S16x8InterleaveEven) \
354
V(Mips64S16x8InterleaveOdd) \
355
V(Mips64S16x4Reverse) \
356
V(Mips64S16x2Reverse) \
357
V(Mips64S8x16InterleaveRight) \
358
V(Mips64S8x16InterleaveLeft) \
359
V(Mips64S8x16PackEven) \
360
V(Mips64S8x16PackOdd) \
361
V(Mips64S8x16InterleaveEven) \
362
V(Mips64S8x16InterleaveOdd) \
363
V(Mips64I8x16Shuffle) \
364
V(Mips64I8x16Swizzle) \
365
V(Mips64S8x16Concat) \
366
V(Mips64S8x8Reverse) \
367
V(Mips64S8x4Reverse) \
368
V(Mips64S8x2Reverse) \
369
V(Mips64S128LoadSplat) \
370
V(Mips64S128Load8x8S) \
371
V(Mips64S128Load8x8U) \
372
V(Mips64S128Load16x4S) \
373
V(Mips64S128Load16x4U) \
374
V(Mips64S128Load32x2S) \
375
V(Mips64S128Load32x2U) \
376
V(Mips64S128Load32Zero) \
377
V(Mips64S128Load64Zero) \
378
V(Mips64S128LoadLane) \
379
V(Mips64S128StoreLane) \
380
V(Mips64MsaLd) \
381
V(Mips64MsaSt) \
382
V(Mips64I32x4SConvertI16x8Low) \
383
V(Mips64I32x4SConvertI16x8High) \
384
V(Mips64I32x4UConvertI16x8Low) \
385
V(Mips64I32x4UConvertI16x8High) \
386
V(Mips64I16x8SConvertI8x16Low) \
387
V(Mips64I16x8SConvertI8x16High) \
388
V(Mips64I16x8SConvertI32x4) \
389
V(Mips64I16x8UConvertI32x4) \
390
V(Mips64I16x8UConvertI8x16Low) \
391
V(Mips64I16x8UConvertI8x16High) \
392
V(Mips64I8x16SConvertI16x8) \
393
V(Mips64I8x16UConvertI16x8) \
394
V(Mips64StoreCompressTagged) \
395
V(Mips64Word64AtomicLoadUint64) \
396
V(Mips64Word64AtomicStoreWord64) \
397
V(Mips64Word64AtomicAddUint64) \
398
V(Mips64Word64AtomicSubUint64) \
399
V(Mips64Word64AtomicAndUint64) \
400
V(Mips64Word64AtomicOrUint64) \
401
V(Mips64Word64AtomicXorUint64) \
402
V(Mips64Word64AtomicExchangeUint64) \
403
V(Mips64Word64AtomicCompareExchangeUint64)
404
405
// Addressing modes represent the "shape" of inputs to an instruction.
406
// Many instructions support multiple addressing modes. Addressing modes
407
// are encoded into the InstructionCode of the instruction and tell the
408
// code generator after register allocation which assembler method to call.
409
//
410
// We use the following local notation for addressing modes:
411
//
412
// R = register
413
// O = register or stack slot
414
// D = double register
415
// I = immediate (handle, external, int32)
416
// MRI = [register + immediate]
417
// MRR = [register + register]
418
// TODO(plind): Add the new r6 address modes.
419
#define TARGET_ADDRESSING_MODE_LIST(V) \
420
V(MRI)
/* [%r0 + K] */
\
421
V(MRR)
/* [%r0 + %r1] */
\
422
V(Root)
/* [%rr + K] */
423
424
}
// namespace compiler
425
}
// namespace internal
426
}
// namespace v8
427
428
#endif
// V8_COMPILER_BACKEND_MIPS64_INSTRUCTION_CODES_MIPS64_H_
v8::internal::internal
internal
Definition
wasm-objects-inl.h:458
v8
Definition
api-arguments-inl.h:19
src
compiler
backend
mips64
instruction-codes-mips64.h
Generated on Sun Apr 6 2025 21:08:51 for v8 by
1.12.0
1.12.0