 |
v8
V8 is Google’s open source high-performance JavaScript and WebAssembly engine, written in C++.
|
|
v8
V8 is Google’s open source high-performance JavaScript and WebAssembly engine, written in C++.
|
This is the complete list of members for v8::internal::AssemblerRISCVZicsr, including all inherited members.
| BlockTrampolinePoolFor(int instructions)=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| branch_offset_helper(Label *L, OffsetSize bits)=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| ClearVectorunit()=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| csrc(ControlStatusReg csr, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| csrci(ControlStatusReg csr, uint8_t imm) | v8::internal::AssemblerRISCVZicsr | inline |
| csrr(Register rd, ControlStatusReg csr) | v8::internal::AssemblerRISCVZicsr | inline |
| csrrc(Register rd, ControlStatusReg csr, Register rs1) | v8::internal::AssemblerRISCVZicsr | |
| csrrci(Register rd, ControlStatusReg csr, uint8_t imm5) | v8::internal::AssemblerRISCVZicsr | |
| csrrs(Register rd, ControlStatusReg csr, Register rs1) | v8::internal::AssemblerRISCVZicsr | |
| csrrsi(Register rd, ControlStatusReg csr, uint8_t imm5) | v8::internal::AssemblerRISCVZicsr | |
| csrrw(Register rd, ControlStatusReg csr, Register rs1) | v8::internal::AssemblerRISCVZicsr | |
| csrrwi(Register rd, ControlStatusReg csr, uint8_t imm5) | v8::internal::AssemblerRISCVZicsr | |
| csrs(ControlStatusReg csr, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| csrsi(ControlStatusReg csr, uint8_t imm) | v8::internal::AssemblerRISCVZicsr | inline |
| csrw(ControlStatusReg csr, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| csrwi(ControlStatusReg csr, uint8_t imm) | v8::internal::AssemblerRISCVZicsr | inline |
| emit(Instr x)=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| emit(ShortInstr x)=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| emit(uint64_t x)=0 | v8::internal::AssemblerRiscvBase | protectedpure virtual |
| frcsr(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| frflags(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| frrm(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| fscsr(Register rd, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| fscsr(Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| fsflags(Register rd, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| fsflags(Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| fsrm(Register rd, Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| fsrm(Register rs) | v8::internal::AssemblerRISCVZicsr | inline |
| GenInstrALU_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, FPURegister rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrB(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrBranchCC_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCA(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCB(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCBA(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCI(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCIU(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCIU(uint8_t funct3, BaseOpcode opcode, FPURegister rd, uint8_t uimm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCIW(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCJ(uint8_t funct3, BaseOpcode opcode, uint16_t uint11) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCL(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCL(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, uint8_t uimm5) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCR(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCS(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCS(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, Register rs1, uint8_t uimm5) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCSR_ii(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCSR_ir(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCSS(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrCSS(uint8_t funct3, BaseOpcode opcode, Register rs2, uint8_t uimm6) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrI(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrI(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrIShift(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrIShiftW(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrJ(BaseOpcode opcode, Register rd, int32_t imm20) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrLoad_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrLoadFP_ri(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrPriv(uint8_t funct7, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, FPURegister rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR4(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrR4(uint8_t funct2, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrRAtomic(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrRFrm(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrS(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrS(uint8_t funct3, BaseOpcode opcode, Register rs1, FPURegister rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrShift_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrShiftW_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrStore_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrStoreFP_rri(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12) | v8::internal::AssemblerRiscvBase | protected |
| GenInstrU(BaseOpcode opcode, Register rd, int32_t imm20) | v8::internal::AssemblerRiscvBase | protected |
| kOffset11 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset12 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset13 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset20 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset21 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset32 enum value | v8::internal::AssemblerRiscvBase | protected |
| kOffset9 enum value | v8::internal::AssemblerRiscvBase | protected |
| OffsetSize enum name | v8::internal::AssemblerRiscvBase | protected |
| rdcycle(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| rdcycleh(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| rdinstret(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| rdinstreth(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| rdtime(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
| rdtimeh(Register rd) | v8::internal::AssemblerRISCVZicsr | inline |
1.12.0